专利名称:DEVICE INCLUDING A SINGLE WIRE
INTERFACE AND A DATA PROCESSINGSYSTEM HAVING THE SAME
发明人:JUNHO HUH,HORANG JANG,TOMAS
SCHERRER,JAEWON LEE
申请号:US15190629申请日:20160623
公开号:US20170060791A1公开日:20170302
专利附图:
摘要:A system including: a master device configured to generate a first signal having
a periodic pulse, wherein the first signal includes data; and a slave device including a pin, adelay circuit, a buffer, and a processing circuit, wherein the slave device receives the firstsignal at the pin, delays the first signal with the delay circuit to generate a second signalhaving a first delay, delays the first signal with the buffer to generate a third signal havinga second delay, and reads the data from the second signal using the third signal at theprocessing circuit.
申请人:SAMSUNG ELECTRONICS CO., LTD.
地址:SUWON-SI KR
国籍:KR
更多信息请下载全文后查看
因篇幅问题不能全部显示,请点此查看更多更全内容